

UPSTREAM EQUALIZATION

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE INTERATION OF TAP WEIGHT (COEFFICIENT) ADJUSTMENT'S.

1120

TAP WEIGHT (COEFFICIENT) ADJUSTMENTS CONTINUE UNTIL CONVERGENCE WHEN ERROR SIGNALS DROP OFF TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

1124

CONVOLVES SE CIRCUIT WITH FINAL FFE & DFE COEFFICIENTS INTO PRECODE FFE/DFE FILTER IN TRANSMITTER AND LOAD NEWLY

CALCULATED COEFFICIENTS INTO RU: XMTR PRECODE FILTER

1126

CU SETS COEFFICIENTS OF PFE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

TRANSPARENCY VALUES

51B
FIG. 45B

FAXED TO
DI MUELLER
10/25/00
(909) 596-3733

FROM FIG. 45B

DOWNSTREAM
EQUALIZATION

1128
CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130
RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.


1132
AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND ~~LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764~~; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

CONVOLVES THESE
SE FILTER TAP
WEIGHTS WITH
THE OLD FILTER
TAP WEIGHTS
OF THE FFE AND
DFE FILTERS OF
CE CIRCUIT 764.
AND LOADS THE
NEWLY CALCULA
ED TAP WEIGHT
INTO THE
FFE AND DFE
FILTERS OF
THE CE CIRCU

54C
FIG. 45C

530

Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING
FIG. 60






FIG. 1

Doc # 97
A 16



2A
 FIG. 4A



2B
 FIG. 4B

This figure shows a perspective view of the data stream structure of FIG. 4A. The data stream is shown as a series of frames F_n and F_{n+1}. The segments S₂, S₀, S₁, S₂, and S₀ are shown as a sequence of cells. The characters 0, 1, 2, 3, 4, 5, A, B, C, D, E, and F are shown in the cells. The SYNC signal is shown as a double-headed arrow spanning from the start of the 'A' cell to the end of the 'F' cell.





FIG. 5


When using a frame interval, the frame interval is used to determine the time interval for the frame interval.



4
FIG. 8

GENERAL RANGING PROCESS

FIG. 7A
SA



FROM FIG. 7A

CU MONITORS GAP DURING PLURALITY OF SIGNATURE SEQUENCE FRAMES IN THE AUTHENTICATION INTERVAL AND PERFORMS CORRELATIONS DURING EACH GAP. 194

CU COUNTS THE NUMBER OF GAPS IN AUTHENTICATION INTERVAL THAT HAVE ACTIVITY AND COMPARES THAT NUMBER TO THE TOTAL NUMBER OF FRAMES IN THE AUTHENTICATION INTERVAL TO DETERMINE IF THE 50% ACTIVITY LEVEL LIMIT HAS BEEN EXCEEDED. 196/197

50% ACTIVITY DETECTED 199

CU IDENTIFIES RU FROM SIGNATURE AND BROADCASTS IDENTITY SO DETERMINED. 198

RU WITH IDENTITY BROADCAST BY CU RECOGNIZES ITS IDENTITY IN BROADCAST AND ENTERS FINE TUNING MODE. 200

CU INSTRUCTS RU ON HOW TO ADJUST ITS DELAY IN ORDER TO CENTER THE CORRELATION PEAK IN THE MIDDLE OF THE GAP/GUARDBAND. 202

GREATER THAN 50% ACTIVITY


CU BROADCASTS MESSAGE TO ALL RU'S INSTRUCTING ALL RU'S ATTEMPTING SYNCHRONIZATION TO EXECUTE THEIR COLLISION RESOLUTION PROTOCOLS. 204

EACH RU ATTEMPTING TO SYNCHRONIZE EXECUTES A RANDOM DECISION WHETHER TO CONTINUE ATTEMPTING TO SYNCHRONIZE OR TO STOP, WITH A 50% PROBABILITY OF EITHER OUTCOME. 206

RU'S THAT HAVE DECIDED TO CONTINUE RETRANSMIT THEIR SIGNATURE WITH THE SAME TIMING AS WAS USED ON THE LAST ITERATION 208

TO FIG. 7C

5B
FIG. 7B



50
 FIG. 70

240

CU CONCLUDES THAT
ITS DELAY VECTOR
NEEDS TO BE ALTERED
AND ALTERS DELAY
VECTOR



242

RU'S MEASURE DEVIATION
OF NEW RECEIVE FRAME
TIMING REFERENCE
FROM OLD RECEIVE FRAME
TIMING REFERENCE




244

EACH RU ALTERS ITS
DELAY VECTOR BY
CHANGE IN RECEIVE FRAME
TIMING REFERENCE
AND INITIATES RANGING
PROCESS

6


FIG. 8
DEAD RECKONING RE-SYNC

CU CONCLUDES IT
MUST ALTER ITS
DELAY VECTOR TO
ALLOW THE FARTHEST
RU'S TO SYNCHRONIZE
TO THE SAME FRAME
AS THE NEAREST RU'S
AND BROADCASTS A
MESSAGE TO ALL RU'S
INDICATING WHEN AND
BY HOW MUCH IT WILL
ALTER ITS DELAY
VECTOR




7
FIG. 9
PRECURSOR EMBODIMENT

~~RECEIVE~~ DIGITAL MODEM BLOCK DIAGRAM



MODEM
RU RECEIVER
8

FIG. 19



9
 FIG. 12






FIG. 13¹⁰



15
FIG. ~~17~~



11
FIG. ~~18~~




FIG. 14




FIG. 12






FIG. 13



16
FIG. 20



PREFERRED TRELLIS ENCODER

FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S





FIG. 43

21



18
FIG. 21

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 - j
0010	001	001	= 1 + j
0011	111	001	= -1 + j
0100	011	111	= 3 - j
0101	001	011	= 1 + 3*j
0110	101	001	= -3 + j
0111	111	101	= -1 - 3*j
1000	011	011	= +3 + 3*j
1001	101	011	= -3 + 3*j
1010	101	101	= -3 - 3*j
1011	011	101	= 3 - 3*j
403 1100	111	011	= -1 + 3*j
1101	101	111	= -3 - j
1110	001	101	= 1 - 3*j
1111	011	001	= 3 + j

19
FIG. 22

INFORMATION VECTOR [B] FOR EACH SYMBOL

ORTHOGONAL CODE MATRIX

$$\begin{matrix} 483 \\ 481 \end{matrix} \begin{bmatrix} 0110 \\ 1111 \\ 1101 \\ 0100 \\ \vdots \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \dots & C_{1,144} \\ C_{2,1} & C_{2,2} & \dots & C_{2,144} \\ \vdots & \vdots & \vdots & \vdots \end{bmatrix}$$

20A

FIG. 23A

REAL PART OF INFO VECTOR [b] FOR FIRST SYMBOL

REAL PART OF RESULT VECTOR

$$\begin{matrix} 405 \end{matrix} \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{matrix} 407 \end{matrix} \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} = \begin{matrix} 409 \end{matrix} \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

20B

FIG. 23B

When using a 4-bit phase shifter, the phase difference between adjacent symbols is 45 degrees. The phase difference between the 0 and 180 degree symbols is 180 degrees.

LSBs y1 y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

MSBs y3 y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 4A
22




FIG. 24
23






FIG. 25
24



EMBODIMENT 1
CARRIER RECOVERY

FIG. 35

25



EMBODIMENT 2 CARRIER RECOVERY

FIG. 36

26







FIG. 27

DIGITAL MODEM BLOCK DIAGRAM



MODEM
 CU REV 28
 FIG. 28



29
 FIG. 26

This document contains information that is classified as CONFIDENTIAL and its disclosure could be injurious to the national defense.

Page 94, ~~Remove~~ ⁸ ~~Remove~~ ^{SE}




FIG. 30

When any one of the above is used, the other two are not used.




FIG. 24 31


SYNCH-LOCAL-OSC SYNTHESIZED LOCAL MASTER CARRIER

COAXIAL CABLE OR OTHER MEDIA

CPU RECEIVER

CPU MASTER CLOCK F XMT

FIG. 28A is a block diagram of a transmitter system. The system includes a CPU (405) and CONTROL LOGIC (1082) which provide TO/FROM CIRCUITS NEEDING CONTROL/DATA. The data path starts with PILOT CHANNEL DATA AND OTHER COMMAND & CONTROL CHANNEL DATA (529) and SEED (550) entering a SCRAMBLER (525) and an adder (+). The output (526) goes to a multiplier (M) (514) and a filter (F) (518). The filter output (516) is multiplied by a constant (530) in another multiplier (M) (516). The result (517) is added to the scrambled data (526) in the adder (+) to produce output (517R). This signal (517R) goes to a T-to-C converter (534) which also receives RU/COEF (506) and SEED (506). The output (533) goes to a multiplier (M) (527) and a filter (F) (524). The filter output (522) is multiplied by a constant (530) in another multiplier (M) (527). The result (523) is added to the filtered signal (522) in the adder (+) to produce output (523R). This signal (523R) goes to a MUX (549) which also receives a CONSTANT (548) and a 13 BIT BARKER CODE (549I). The MUX output (549R) goes to a PRE (563) block which also receives RU/COEF (561) and a SHAPING FILTER COEF (566). The PRE output (564) goes to an S (570) block which also receives a SHAPING FILTER COEF (572) and a D/A (574). The S block output (568I) goes to an UP/DOWN CONVERTER (577) which outputs to TRANSMEDIA (24). A RNG (510) provides a SEED (550) to the SCRAMBLER (525) and a CONSTANT (548) to the MUX (549). The RNG also outputs to a P-DATA block (556) which is crossed out.



CU TRANSMITTER
FIG. 28A 32

FIG. 28A is a block diagram of a transmitter system. The system includes a shuffler (500) that receives multiple channels of data (502) and outputs them as CODE 1, CODE 2, etc. (504). The system also includes a CPU (405) and control logic (1082) that manage the transmitter's operation. The transmitter consists of a series of processing blocks: a T-to-C converter (506) that takes RU/CU (LAT, HOP) SEED, TSS, and R1 (533) as input; a summing junction (+) (522) that adds the output of block F (518) and the output of block M (514); a scrambling block (530) that takes the summing junction output and a SEED (550) as input; a block B (546) that takes the scrambling block output and TSS (509) as input; a block E (526) that takes the block B output and Td (499) as input; a block M (525) that takes the block E output and the SEED (550) as input; a multiplexer (MUX) (527) that takes the block M output and the output of a random number generator (RNG) (510) as input; a precoder (PRE) (563) that takes the MUX output and RU/CU COEF (557) as input; a pre-equalizer (560) that takes the PRE output and PRECODE (562) as input; a shaper (S) (564) that takes the pre-equalizer output and SHAPING FILTER COEF (566) as input; a D/A converter (574) that takes the shaper output and a TRANSMISSION MEDIA (24) as input. The CPU (405) and control logic (1082) are connected to various blocks in the transmitter, including the T-to-C converter (506), the summing junction (522), the scrambling block (530), the block B (546), the block E (526), the block M (525), the MUX (527), the PRE (563), the pre-equalizer (560), the shaper (S) (564), and the D/A converter (574).





FIG. 28A

RU / CU (LAT, HOP)
SEED, TSS, R1




RU TRANSMITTER
FIG. 28A 3

upon any given page, upon entry to the page from any other page, or upon entry to the page from any other page, or upon entry to the page from any other page.

FRAME DETECTOR
RANGING DETECTOR

FIG. 38



GAP ACQUISITION TIMING






FIG. 39 35




36
FIG. 40



37
FIG. 41

FINE TUNING
TO CENTER
BARKER CODE



38
FIG. 27

38




FIG. 28B
39




FIG. 28C
40




FIG. 28D
41




FIG. 46




FIG. 47






FIG. 48




RU RANGING
 FIG. 29

142




CU SIDE AUTHENTICATION WITH EDGE PULSES

FIG. 30




CU RANGING & CONTENTION RESOLUTION
~~RANGING AND CONTENTION RESOLUTION~~
 CU SIDE

FIG. 31 ⁴⁸
 47



CONTENTION RESOLUTION - RU
USING BINARY STACK


FIG. 33 ⁴⁹
112



RANGING - RU SIDE
BINARY TREE
ALGORITHM

FIG. 32

50
49



51
FIG. 37

50





FIG. 52

51




STATE MACHINE

FIG. 53

52

PRECHANNEL
EQUALIZATION
TRAINING ALGORITHM




TO FIG. 45B 536

54A
FIG. 45A
53A

UPSTREAM
EQUALIZATION

FROM FIG. 45A



TO FIG. 45C

54B
~~FIG. 45B~~
53B

upstream equalization process in the first 8 channels of the first 8 orthogonal cyclic codes

FROM FIG. 45B

DOWNSTREAM
EQUALIZATION

1128
CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.


1130
RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132
AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.


54c
FIG. 45C
53c

TDMA, SDMA, STDMA, INVERSE FOURIER, SCDMA, CDMA OR

CDMA, TDMA, STDMA, INVERSE FOURIER, SCDMA, CDMA OR



55
54
FIG. 40




SIMPLE CODE SPREAD SPECTRUM RECEIVER

FIG. 50

55

Copyright © 2000 by Intel Corporation. All rights reserved.




SIMPLE RU SPREAD SPECTRUM TRANSMITTER

FIG. 5A 56

When a user enters a number on the touch tone phone, the system will call the user's number.

RV



SYNCHRONOUS TDMA SYSTEM

FIG. 54

58
57

OFFSET	1B ASIC		2A ASIC	
(Chips)	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

Training Algorithm






FIG. 59

Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING
FIG. 60

EQ Stability Check




Note: $Thrld_{coeff} = 7F00H$ $Thrld_{stable} = 10^{-3}$

FIG. 61

Needs prelim

Periodic 2-Step Training Algorithm




Note:
 1. For US, use PR instead of CE
 2. The parameters are:

	DS	US
K1	30	30
K2	20	30
N	5	3
M	3	3

FIG. 62

RACM Correction



CONFIDENTIAL


Note: Thrd_{amp} = TBD

Thrd_{phase} = TBD

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63


EQ Convergence Check



Note: $Thrd_{converge} = 10^{-5}$

FIG. 64

Power Alignment Flow Chart



Note: TH = 600H
N = 12

FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67

CONFIDENTIAL




FIG. 68

Figure 3.1: Frame start propagation along the channel.

CONFIDENTIAL




FIG. 69

~~Figure 69~~ Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel

&





FIG. 70

This figure is a schematic diagram of a ranging receiving window. The window is shown as a horizontal bar divided into segments. A specific segment is shaded and labeled 'Ranging receiving window' with the number 1640. To the left, a single segment is labeled '1 chip'. Above the diagram, three frames are shown, labeled 'Frame' and numbered 1642, 1644, and 1646. Gaps are indicated between these frames and between the frames and the receiving window. A large gap is also shown between the two waveforms.

Center of gap no. 1



CONFIDENTIAL




Figure 3.4: Overall view of the CU sensing windows in a "boundless ranging" algorithm

FIG. 71

8

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72

This figure shows the results of a simulation of a system with 8 chips and 33 frames. The table shows the number of frames in which each chip is active (1) or inactive (0). The diagonal elements are all 1, indicating that each chip is active in its own frame. The off-diagonal elements are 0, indicating that no two chips are active in the same frame. This is a valid configuration for a system with 8 chips and 33 frames.